Logo
Please use this identifier to cite or link to this item: http://20.198.91.3:8080/jspui/handle/123456789/6598
Full metadata record
DC FieldValueLanguage
dc.contributor.advisorSarkar, Subir Kumar-
dc.contributor.authorBhowmick, Sutanni-
dc.date.accessioned2025-01-09T06:13:09Z-
dc.date.available2025-01-09T06:13:09Z-
dc.date.issued2019-
dc.date.submitted2019-
dc.identifier.otherDC4618-
dc.identifier.urihttp://20.198.91.3:8080/jspui/handle/123456789/6598-
dc.format.extentxiii, 73p.en_US
dc.language.isoenen_US
dc.publisherJadavpur University, Kolkata, West Bengalen_US
dc.subjectNano TFETen_US
dc.subjectMOSFETen_US
dc.titleRenovated nano TFET structures for performance improvement: analytical modeling and simulation based validationen_US
dc.typeTexten_US
dc.departmentJadavpur University, Department of Electronics & Telecommunication Engineeringen_US
Appears in Collections:Dissertations

Files in This Item:
File Description SizeFormat 
M.Tech(Department of Electronics and Telecommunication Engineering) Sutanni Bhowmick.pdf3.88 MBAdobe PDFView/Open


Items in IR@JU are protected by copyright, with all rights reserved, unless otherwise indicated.