

M. E. ELECTRICAL ENGINEERING 1ST YEAR 2ND SEMESTER EXAMINATION, 2019
(2nd Semester)

SUBJECT: - DESIGN AND APPLICATION OF EMBEDDED SYSTEMS (MS)
Full Marks 100

Time: Three hours

No. of Questions		Marks
1.	<p align="center"><i>Answer any five.</i></p> <p>a) What are the different types of model for calculating gate delay of CMOS logic gates using parameters as W/L ratio, VDD, VSS, channel resistance RP, RN, load capacitance CL.</p> <p>b) Discuss how speed power product decides the operating frequency of CMOS gate.</p> <p>c) What are the advantages of variable threshold –CMOS gate?</p> <p>d) What is cross talk? Explain how it affects the performance of wire in VLSI fabrication. Show appropriate characteristic plot for delay vs W/H ratio, where W is the width of wire and H is the height of the wire from the plane of substrate.</p>	<p align="center">6</p> <p align="center">4</p> <p align="center">4</p> <p align="center">6</p>
2.	<p>a) Illustrate different methods of routing in programmable interconnect systems. Explain the basic difference between SRAM based and CMOS logic gate based Look-up table. Explain “Antifuse” and “Flash” element which can be used for configuring logic elements in FPGA.</p> <p>b) Compare the performances of Carry-look ahead and Carry-skip Adders showing their functional diagram and Boolean expression.</p> <p>c) Show the functional diagram of array multiplier.</p> <p>d) Explain the Booth algorithm for binary multiplication, giving example.</p>	<p align="center">8</p> <p align="center">6</p> <p align="center">2</p> <p align="center">4</p>

3.	<p>a) Explain the terms: i) Event driven simulation , ii) Simulation time wheel</p> <p>b) Distinguish between structural and behavioural modeling.</p> <p>c) What is meant by path delay and critical path delay? Give examples.</p> <p>d) What is meant by logic optimization phases in logic synthesis process? Give suitable examples.</p>	5 5 5 5
4.	<p>a) Describe the elevator unit control state machine using FSM model definition $\langle S, I, O, V, H, S_0 \rangle$, where S, I, O, V, H, S_0 are the states, inputs, outputs, variables, action function and initial state. Also draw the state diagram also.</p> <p>b) State the advantage of adding hierarchy, concurrency to the state machine model showing state diagram.</p> <p>c) Write the sequential programming language pseudo code for elevator unit control system.</p>	8 6 6
5.	<p>Compare:</p> <p>a) Timer and watchdog timer.</p> <p>b) Controller and datapath for processors.</p> <p>c) Synchronous and asynchronous communication.</p> <p>d) Development processor and target processor.</p>	4x5
6.	<p>a) What are the basic functional units available in a generalized microcontroller? State the role of two such units that are used in</p>	3+2

	communicating and controlling external devices.	
	b) What are the different constraints the programmer has to handle while fitting a functional model on an FPGA IC?	5
	c) Explain the process of CAD design flow with suitable diagram to create and implement a complete functional model on a configurable IC.	10
7.	Write short notes on any <i>two</i> :	10+10
	i) Implementation of programmable matrix using diode-arrays.	
	ii) Configurable PAL.	
	iii) Sub-operations in instruction cycles.	
8.	a) Describe with suitable diagram the working principle of antifuse. What are the advantages of using antifuse over SRAM cell?	7+3
	b) What is locality of reference? How is the concept of locality of reference utilized to optimize the functioning of memory management hardware?	5+5