5

M. TECH. COMPUTER TECHNOLOGY 1ST YEAR 1ST SEMESTER EXAMINATION 2024

HIGH PERFORMANCE COMPUTER ARCHITECTURE

Time: Three Hours			Full Marks: 100		
[A	ll po	arts of a question must be ans	Answer any four questions wered together. If answered more than 4 questions, answers of or 4 questions will be assessed]	ıly first	
l.	be b) l prothe	a) Define Moore's law. As observed by Moore's law, the number of transistors on a chip in 2025 shows be how many times the number in 2015? 5. Derive the equation for average memory access time with L1 and L2 caches. Suppose a new enhance processor is 10 times faster on computation in an application than the original processor. Assuming the original processor is busy with computation 40% of the time and waiting for I/O 60% of the time what is the overall speedup gained by incorporating the enhancement?			
2.	a) How is a block placed in a 4-way set associative L1 cache if the cache is empty? What are compulsory, capacity and conflict misses?b) Discuss the methods for optimizing the cache performance by reducing the (i) hit time and penalty.			5+5	
3.		Discuss the methods of non-blocking and multi-banked caches for increasing cache bandwidth. 5+5 Explain the mechanism with example for (i) <i>loop interchange</i> and (ii) <i>blocking</i> 8+			
1.	a)	•	allelism? Discuss the different types of data dependences with ex	amples 5+15	
b) Discuss different types of data hazards.		• •		5	
5.	b)	List all the dependences (c	uss with an example. What are the limitations of <i>loop unrolling</i> ? utput, anti and true) in the following code segment. Indicate not. Show why the loop is not parallel.		
		for (i=2; i < 100; i++) {			
		a[i] = b[i] + a[i];	/* S1 */		
		c[i-1] = a[i] + d[i];			
		a[i-1] = 2*b[i];	/* S3 */		
		b[i+1] = 2*b[i];	/* S4 */		
		}		15	
5.	a)	Describe the basic vector are	chitecture and its working principle.	10	
	b)	Write short notes on NVIDIA GPU memory structure.		10	

c) Give a solution to handle variable vector length