B.E. ELECTRONICS AND TELE-COMMUNICATION ENGINEERING SECOND YEAR FIRST SEMESTER EXAM, 2024

ANALOG CIRCUITS- I

Time: Three hours

Full Marks: 100

[2]

[4+4]


[2]

(All parts of the same question must be answered together)

Module I [Answer any one $(1 \times 15 = 15)$]

- i. If a sine wave with V_{pp}=5V applied to the input of a half wave rectifier circuit
 a) Sketch the input and output voltage waveforms in the same scale.
 b) Determine the conduction angle and the output DC voltage. Assume diode drop =0.5V.
 - c) Calculate the % load regulation. Given that the maximum load R_L =500 Ω and dynamic resistance of the diode is 50 Ω .
 - d) Find the expression for DC voltage for a half wave rectifier with a capacitor filter. [3]

ii.
a) Classify clipper circuits and explain the circuit to obtain the following output. [2+4]



b) Draw and explain a negative clamper circuit. [6]

c) Draw a circuit to obtain a output of 4Vp where Vp is the peak value of the input.

Module II [Answer any one (1×10=10)]

- 2. i. A step input of 5V is applied to a low pass RC filter.
 - a) Sketch the output waveform. [2]
 - b) Determine the expression for rise time. [4]
 - c) Calculate the output voltage at t=2ms and t=5ms. The resistor R is $10 \text{ k}\Omega$, and the capacitor C is 100 nF.
 - ii. Draw a compensated attenuator circuit and explain perfect compensation, under [10] compensation and over compensation conditions.

Ref. No.: Ex/ET/PC/B/T/215/2024

B.E. ELECTRONICS AND TELE-COMMUNICATION ENGINEERING SECOND YEAR FIRST SEMESTER EXAM, 2024

ANALOG CIRCUITS-I

Time: Three hours

Full Marks: 100

Module III [Answer any five $(5 \times 7 = 35)$]

- i. Explain the origin of instability of the operating point of a BJT amplifier. Define thermal stability [5×7] factors associated with BJT biasing circuits.
 - ii. Determine the voltage gain of a CE amplifier with partially bypassed emitter resistance (draw). Given that $V_{CC}=15V$, $R_1=36k\Omega$, $R_2=15k\Omega$, $R_C=3.6k\Omega$, $R_{E1}=27k\Omega$ and $R_{E2}=1.5k\Omega$.
 - iii. Draw and explain the frequency response of a CE amplifier.
 - iv. Draw a Darlington pair in CC mode and derive the expression for input and output impedances.
 - v. Draw the load lines of a source bias JFET circuit for two values of R_s and explain the effect of Rs on stabilizing the operating point.
 - vi. For a CS amplifier with E-mode MOSFET, find the expression for voltage gain with the help of small signal equivalent circuit using h-parameters.
 - vii. Determine the operating point of the JFET amplifier. $R_D = 6.8k\Omega$, $R_S = 2.7 k\Omega$, $R_{G1} = 9 M\Omega$, $R_{G2} = 1 M\Omega$, $R_{L} = 10k\Omega$, $V_{DD} = 24 V$ and $V_{GS} = -3V$.
 - viii. Explain Miller effect in CS amplifier. Draw and explain a circuit to avoid Miller effect.

Module IV[Answer any five $(5\times5=25)$]

- 4. i. Write down characteristics of an ideal OP-Amp.
 - ii. Define offset voltage, bias current and CMRR of OP-Amp.

[5×5]

- iii. Determine common mode gain of differential amplifier if the collector resistances of the two amplifiers are not equal.
- iv. Draw a Schmitt trigger circuit and explain the output.
- v. Calculate the close loop voltage gain of non-inverting amplifier considering finite open loop gain.
- vi. Draw and explain a subtractor using Op-Amp.
- vii. Draw and write down advantages of Instrumentation amplifier
- viii. Draw circuit to obtain 5xy+2 at the output where x and y are voltages.

Module V[Answer any three $(3\times5=15)$]

- 5 i. Draw and explain shunt voltage regulator.
 - ii. Write down the IC name of fixed and adjustable positive, negative voltage regulators. What are the functions of three external capacitances during working of such ICs?

[3×5]

- iii. Explain Fold-back current limiting in a series voltage regulator.
- iv. In LM317, determine the minimum and maximum regulated voltage. Given that $I_{adj}=50\mu A$, $R_1=220\Omega$ and R_2 is a $5k\Omega$ pot.
- v. Draw and explain a buck switching voltage regulator.