

B.E. ELECTRONICS AND TELE-COMMUNICATION ENGINEERING**2ND YEAR 1ST SEMESTER EXAM, 2018****ANALOG CIRCUITS-I****Time: Three hours****Full Marks: 100**

Use a separate Answer-Script for each Part

PART-I (50 MARKS)Answer *Q.1*, any *two* from *the rest*

[10+2×20=50]

1. Answer any *five* from the following : [5×2=10]
- Define threshold voltage of MOSFET.
 - Compare Z_{in} , Z_{out} , A_v and A_i for common source and common drain amplifier.
 - What is a cascode amplifier?
 - Define Input Offset Voltage for OP AMP
 - A differential amplifier has difference gain 20000, CMRR 20 dB. Calculate the common mode gain.
 - Why does the gain of transistor amplifier falls at high frequency?
 - Write the properties of buffer amplifier.
2. a) Draw a common source MOSFET amplifier. With the help of its small signal equivalent circuit calculate voltage gain, input resistance and output resistance. [12]
- b) Draw an astable multivibrator circuit and explain how does it generate square wave at its output. [8]
3. a) Draw a Dual Input, Balanced Output Difference Amplifier. With the help of ac analysis calculate its difference voltage gain, input resistance and output resistance. [10]
- b) The following specifications are given for the dual input, balanced-output differential amplifier: $R_C = 2.2 \text{ k}\Omega$, $R_E = 4.7 \text{ k}\Omega$, $R_{B1} = R_{B2} = 50 \Omega$, $+V_{CC} = 10 \text{ V}$, $-V_{EE} = -10 \text{ V}$, $\beta_{dc} = 100$ and $V_{BE} = 0.7 \text{ V}$. Determine the voltage gain, input resistance and output resistance. [10]
4. a) Why Integrators are preferred over differentiators in analog computation. [3]
- b) Design an analog computer to solve $12 \frac{d^2y}{dt^2} - 0.5 \frac{dy}{dt} = 2$ with $y(t=0) = 2$. [5]
- c) Write the advantages of Schmitt trigger over normal comparator. [4]
- d) What is the Butterworth response of 2nd order low pass filter? [2]
- e) Design a 2nd order Butterworth low pass filter with cut of frequency of 1 KHz. Given that $R_1=R_2=R_3= 33 \text{ K}\Omega$. Draw the frequency response. Qualitative hand drawing. [6]
5. Short note [4×5=20]
- E-MOSFET biasing
 - Source follower MOSFET amplifier
 - Non inverting Schmitt Trigger
 - Current source and current sink.

[Turn over

PART- II
(Answer any Five)

1. A periodic waveform is applied to a voltage multiplier circuit as shown in Figure 1. Plot the voltage V_1 , V_2 and V_3 with respect to time for the first 3 input cycles. [Consider $C_1 \gg C_2 \gg C_3$ and all those diodes are ideal] [Marks: 10]




Figure 1

2. A) Draw the output waveform of the circuit shown below. ($V_{B1} = 2V$, $V_{B2} = 3V$ and diodes are real with 0.7 volt cut in voltage)
B) Determine the minimum or maximum value of V_{B1} and V_{B2} to avoid the clipping of output waveform for the same input condition. [Marks: 6+4=10]




Figure 2

3. A) The half wave rectifier shown in Figure 3 is implemented using one ideal diode. Find the value of V_{dc} , V_{rms} and V_{rrms} (ripple rms).
B) Design one capacitive filter (find the value of the capacitor) to reduce the peak to peak ripple voltage across load less than 100mV. (Assume R_L is $20k\Omega$) [Marks: 6+4=10]




Figure 3

4. Find the output voltage V_o (at room temperature) of the circuit shown in Figure 4 and plot the same for a temperature range of 0 to 100°C. [All diodes are real and identical] [Marks: 5+5=10]




Figure 4

5. Determine the expression of stability factor $S(I_{CO})$ and $S(V_{BE})$ for a voltage divider network. [Marks: 5+5=10]
6. One CE amplifier with proper biasing arrangement is shown in Figure 5. Find the following parameters: [$\beta = 100$, $C_E = C_C = C_B = 1 \mu F$ and neglect r_o]
- A) Midband gain (V_{out}/V_{in}) of the arrangement.
 - B) All low frequency poles and zeros due to coupling capacitor and lower cut-off frequency.
 - C) Gain versus frequency plot (for very low to mid frequency range) [Marks: 4+4+2=10]
7. The BJT used in the CE amplifier shown in Figure 5 is now operated in high frequency range with $\beta = 100$, $C_{\pi} = 20 pF$ and $C_{\mu} = 10 pF$. Find the following parameters:
- A) High frequency poles due to parasitic capacitors and higher cutoff frequency.
 - B) The value of unity gain bandwidth f_T . [Marks: (6+2)+2=10]




Figure 5