## M. E. (Electrical) Examination, 2018 <br> ( $2^{\text {nd }}$ Semester)

## SUBJECT: - DESIGN AND APPLICATION OF EMBEDDED SYSTEMS

## Time: Three hours

| No. of <br> Questions | Answer any five. | Marks |
| :--- | :--- | :--- |
| 1. | a) Explain the advantages of multiple threshold CMOS logic gate. <br> b) Compare the performances of the Look up table type and the static <br> CMOS gate type logic elements with suitable example. <br> c) Explain the operation of Anti-fuse. Also describe how the anti-fuse <br> can be programmed to configure the programmable interconnect <br> system. | 6 |
| 2. | 8 |  |
| a) Discuss the differences among Carry Save adder, Carry Look <br> ahead Adder and Carry select adders, showing necessary functional <br> diagrams. Also compare the delays for these types of adders. | 6 |  |
| b) Illustrate the design of Wallace Tree Multiplier. Explain how it <br> speeds up the multiplication process. | 8 |  |
| c) In a multiplication process, the multiplicand is -5 and multiplier is |  |  |, | 2. Show the steps of multiplication using Booth algorithm. |
| :--- |


|  | (ii) Draw two such systems, connected so that the outputs of one <br> feed the inputs of the next. Does this system satisfy the two phase <br> clocking requirements? Explain. | 5 |
| :--- | :--- | :--- |
| c) A unit control process in a elevator system has the state names as |  |  |
| i) Going Up, ii) Going down, iii) Idle and iv) Door open. |  |  |
| Draw state diagram, declare all necessary variables, and list all |  |  |
| possible transitions and actions. Write down the sequential |  |  |
| program for Program Models of Unit control. |  |  |$\quad 10$

\begin{tabular}{|c|c|c|}
\hline 6. \& \begin{tabular}{l}
switch. \\
c) Programmable Logic Array (PLA) and Programmable Array Logic (PAL) \\
d) Princeton Architecture and Harvard Architecture. \\
a) A watchdog timer has been constructed using a prescaler, an overflow register 'scalereg' and a time-count register 'timereg' connected in cascade in usual sense. It is intended to generate a timeout signal of 2 minute based on an input clock frequency of 12 MHz . Design an appropriate watchdog timer to carry out the task as mentioned above. Explain your solution with appropriate schematic diagram. \\
b) Configure an LCD controller to display a group of characters ' 123 ' on LCD screen. Draw required schematic diagram representing hardware connection and explain the steps of your program.
\end{tabular} \& 10
10 \\
\hline 7. \& \begin{tabular}{l}
Write short notes on any two: \\
i) Application-Specific Instruction-set Processors (ASIPs). \\
ii) Addressing modes of generalized processors. \\
iii) Sub-operations in instruction cycles. \\
a) What is a JTAG port? Discuss in brief the functions of its pin-outs and the role of the port as a whole. \\
b) What is a macrocell? How does a macrocell contribute to the versatility of a processor? Explain with an example.
\end{tabular} \& \(10+10\)

10
10 <br>
\hline
\end{tabular}

