Ref No: Ex/PG/EE/T/129B/2018

M. E. (ELECTRICAL) EXAMINATION, 2018 (2nd Semester)

SUBJECT: - DESIGN AND APPLICATION OF EMBEDDED SYSTEMS

Full Marks 100

Time: Three hours

: /

No. of		Marks
Questions	Answer any five.	
1.	a) Explain the advantages of multiple threshold CMOS logic gate.	6
	b) Compare the performances of the Look up table type and the static CMOS gate type logic elements with suitable example.	6
	c) Explain the operation of Anti-fuse. Also describe how the anti-fuse can be programmed to configure the programmable interconnect	8
	system.	0
2.		
	a) Discuss the differences among Carry Save adder, Carry Look ahead Adder and Carry select adders, showing necessary functional diagrams. Also compare the delays for these times of adders	6
	diagrams. Also compare the delays for these types of adders.	
	b) Illustrate the design of Wallace Tree Multiplier. Explain how it speeds up the multiplication process.	8
	c) In a multiplication process, the multiplicand is -5 and multiplier is	
	2. Show the steps of multiplication using Booth algorithm.	6
3.		
	a) Distinguish between Mealy and Moore type finite state machines	5
	with suitable examples.	
	b) Consider a two phase sequential system in which all the combinational logic are connected between the output of the latches and the inputs of the latches.	
	(i) Draw a block diagram of such system.	



Ref No: Ex/PG/EE/T/129B/2018

	switch.	
	c) Programmable Logic Array (PLA) and Programmable Array Logic (PAL)	
	d) Princeton Architecture and Harvard Architecture.	
6.	a) A watchdog timer has been constructed using a prescaler, an	North I
	overflow register 'scalereg' and a time-count register 'timereg'	
	connected in cascade in usual sense. It is intended to generate a	
	timeout signal of 2 minute based on an input clock frequency of	
	12MHz. Design an appropriate watchdog timer to carry out the task as	
	mentioned above. Explain your solution with appropriate schematic	10
	diagram.	10
	b) Configure an LCD controller to display a group of characters '123'	
	on LCD screen. Draw required schematic diagram representing	10
	hardware connection and explain the steps of your program.	
7.		
	Write short notes on any <i>two</i> :	10+10
	i) Application-Specific Instruction-set Processors (ASIPs).	
	ii) Addressing modes of generalized processors.	
	iii) Sub-operations in instruction cycles.	
2		
5.	a) What is a JTAG port? Discuss in brief the functions of its pin-outs	
	and the role of the port as a whole.	10
	b) What is a macrocell? How does a macrocell contribute to the	
	versatility of a processor? Explain with an example	
	versatility of a processor: Explain with an example.	10

7