

**B. E. ELECTRICAL ENGINEERING SECOND YEAR SECOND SEMESTER EXAMINATION -**  
**2023**

**SUBJECT: - ELECTRICAL INSTRUMENTATION**

Time: Three hours

Full Marks 100  
(50 marks for each part)

Use a separate Answer-Script for each part

No. of Questions	PART I	Marks
	<i>Answer Q.5 and any two questions from the rest.</i>	
1.	Justify or correct <b><i>any four</i></b> of the following statements with suitable reasons in brief / derivations. <b>(CO2-K2)</b>	4×05=20
(a)	A piezoelectric displacement transducer system employs an amplifier to increase the steady state gain of the system.	
(b)	When capacitive transducers are used with transformer ratio bridges, both the unknown capacitance and its loss part are obtained as functions of the transformation ratio.	
(c)	For a capacitive transducer using differential arrangement and employing the principle of change in distance between the plates, the sensitivity is directly proportional to the separation between the movable plate and each fixed plate.	
(d)	In a piezoelectric displacement transducer system, the time constant can be increased by connecting a series resistance external to the amplifier.	
(e)	In absence of a centre-tapped excitation voltage source, null reduction in an LVDT can be achieved using an L-C network.	
2. (a)	Draw the equivalent circuit of an LVDT and derive its frequency response, when a voltmeter having an infinite meter resistance is connected to its output terminals. How can the phase shift between the output voltage and the input voltage of this LVDT be made zero by connecting a finite resistance across its output terminals? <b>(CO2-K2)</b>	05+05

[ Turn over

No. of Questions	PART I	Marks
(b)	What are the main characteristic features in constructing a commercial LVDT? (CO2-K2)	05
(c)	Derive the transfer function of a piezoelectric accelerometer. (CO2-K2)	05
3. (a)	Show that for a capacitive transducer with a solid dielectric of variable thickness and air gap between parallel plates the sensitivity remains constant. Show that the sensitivity factor and the nonlinearity factor are same for this configuration. (CO2-K2)	10
(b)	Describe the operating principle of a capacitor measurement circuit, built using an astable multivibrator and a monostable multivibrator. Show that the mean output voltage of this circuit is proportional to the change in the sensor capacitance. What are the design considerations employed and assumptions made in this derivation? (CO2-K2)	10
4.	Write short notes on <u>any two</u> of the following: (CO2-K2)	10+10
(a)	Charge amplifier in conjunction with a piezoelectric transducer.	
(b)	Diode bridge based phase sensitive demodulation in LVDT.	
(c)	Relative humidity sensors.	
5. (a)	“An LVDT, in its basic form, suffers from low sensitivity, high hysteresis and high power consumption problems.” – Justify or correct the statement, citing suitable reasons. (CO5-K4)	05
(b)	“A capacitive transducer, developed using the principle of change in distance between a fixed and a moving plate, can arbitrarily choose any distance of separation between the plates.” – Justify or correct the statement, citing suitable reasons. (CO5-K4)	05

**B.E. ELECTRICAL ENGINEERING 2ND. YEAR 2ND. SEM. EXAM.-2023****SUBJECT: - ELECTRICAL INSTRUMENTATION**

Time: Three hours

**PART II**Full Marks 100  
(50 marks for each part)

Use a separate Answer-Script for each part

**Answer All Questions**

1. a)	A stationary closed Lissajous pattern on an oscilloscope has 33 horizontal tangencies and 22 vertical tangencies for a horizontal input with frequency 33 kHz. Find out the frequency of the vertical input.(CO1) <span style="float: right;">2</span>
b)	The input resistance and capacitance of a Cathode Ray Oscilloscope (CRO) are 1.0 $\mu\text{F}$ and 2.0 $\text{M}\Omega$ . What is the matched capacitance of the probe for proper compensation assuming 10k $\Omega$ probe resistance? Explain necessary formula.(CO1) <span style="float: right;">4</span>
c)	Explain the function of a Delay Line in the vertical deflection system of CRO. (CO1) <span style="float: right;">2</span>
<b>OR</b>	
1. a)	Two in-phase, 50Hz sinusoidal waveform of unit amplitude are fed into channel-1 and channel-2 respectively of an oscilloscope. Assuming that the voltage scale, time scale and other settings are exactly the same for both the channels. What would be observed if the oscilloscope is operated in x-y mode and why? (CO1) <span style="float: right;">3</span>
b)	Explain with circuit diagram the time base generator circuit of CRO. (CO1) <span style="float: right;">5</span>
2. a)	Why state variable filter is known as universal active filter. Draw the circuit diagram normalized band-stop state variable filter and find out the transfer function, passband gain and bandwidth of the said filter.(CO3) <span style="float: right;">8</span>
<b>OR</b>	
What are the different stages of PLL? Explain the functions of each stage. Draw the block diagram of the linear model of PLL and hence deduce the transferfunction of the same. (CO3) <span style="float: right;">8</span>	

**B.E. ELECTRICAL ENGINEERING 2ND. YEAR 2ND. SEM. EXAM.-2023**

**SUBJECT: - ELECTRICAL INSTRUMENTATION**


Time: Three hours

**PART II**

Full Marks 100

(50 marks for each part)

Use a separate Answer-Script for each part  
Answer All Questions

<p>b)</p>	<p>The block diagram of a frequency synthesizer consisting of a Phase Locked Loop (PLL) and a divide-by-<i>N</i> counter (comprising ÷2, ÷4, ÷8, ÷16 outputs) is shown below. The synthesizer is excited with a 5 kHz signal (Input 1). The free-running frequency of the PLL is set to 20 kHz. Assume that the commutator switch makes contacts repeatedly in the order 1-2-3-4. What will be the corresponding synthesized frequencies? Give reasons in support of your answer. (CO3)4</p> 
<p>3. a)</p>	<p>An 8-bit DAC has a full-scale output voltage of 2volt and a full scale error of ±5% of full scale output. What is the range of possible outputs for an input of 10000000?(CO4) 4</p> <p>b) Explain linearity error of DAC with the help of input/output relationship of it. Why this type of error occurs in DAC?(CO4) 5</p>
<p><b>OR</b></p>	
<p>Explain the operation of Dual Slope Integrator type Analog to Digital Converter (ADC). (CO4) 5</p>	
<p>c)</p>	<p>An 8-bit ADC has a full-scale output voltage of 10.23volt. The clock frequency is 10 MHz. Determine i) the digital equivalent corresponding to 3.728volt, ii) the conversion time and iii) the resolution for both counter type and successive approximation type converters. Also find out the quantization error and how the quantization error can be minimized. (CO4) 5</p>

**B.E. ELECTRICAL ENGINEERING 2ND. YEAR 2ND. SEM. EXAM.-2023****SUBJECT: - ELECTRICAL INSTRUMENTATION**

Time: Three hours

**PART II**

Full Marks 100

(50 marks for each part)

Use a separate Answer-Script for each part

**Answer All Questions**

4. a)	<p>Prove that the poles of Butterworth filter are located on a unit circle. (CO6) <b>6</b></p> <p style="text-align: center;"><b>OR</b></p> <p>Mention the properties of Chebyshev filter. Explain why the -3dB cut-off frequency of a normalized chebyshev filter is greater than 1rad/sec.? (CO6) <b>6</b></p>
b)	<p>Find the transfer function of a band pass filter circuit with center frequency <math>\omega_0 = 10</math> krad/sec and bandwidth <math>B = 4</math> Krad/sec obtained by low pass to band pass transformation from a first order normalized low-pass Butterworth filter. Realize the band pass filter circuit. Also realize the band stop filter circuit from this band pass filter having same center frequency and pass band gain 0db=1. (CO6) <b>10</b></p> <p style="text-align: center;"><b>OR</b></p> <p>Find the transfer function of a normalized Butterworth low pass filter with the following specifications:</p> <p>(i) the passband specification is: <math> H(j0.5) ^2 &gt; 0.9</math></p> <p>(ii) the stopband specification is: <math> H(j2) ^2 &lt; 0.01</math></p> <p>Hence realize the actual low pass filter circuit for the cut-off frequency 1000 rad/sec. (CO6) <b>10</b></p>