## Jadavpur University Master of Power Engg. 1<sup>st</sup> Semester 2017 Digital Systems

Time:

3hrs

Full Marks:

100

## **Answer any Five**

1.	Using FSM concepts, design a 4 bit synchronous down counter.	15	
<b>.</b>	Assuming a propagation delay of 40ns per F/F calculate the maximum clock frequency at which you can operate a 4-bit ripple counter.	5	
2.	With a suitable circuit deduce an expression for duty cycle and time period of a connected to external resistances $R_a$ , $R_b$ and a capacitance $C$ in an astable multi-vibrato is it possible to set the duty cycle to any value in this mode? Substantiate your answer.	i mode.	
3.	For a TTL gate, with suitable representative values of $I_{IH}$ , $I_{IL}$ $I_{OH}$ , $I_{OL}$ and $V_{IH}$ , $V_{OH}$ , $V_{OL}$ calc	ulate the	
•	(i)Fan out and (ii) noise margin.	10	
	Assuming these values design a pull up resistor for a TTL gate	10	
Δ	4. Obtain the Z transform for $f(t) = e^{-\alpha t}$ sampled at an interval T and hence deduce the ROC. 5		
.,	If $F(z)$ represents the Z transform for a discrete function $f(kT)$ deduce the Z-transform for the		
		5	
	time-shifted function $f(k-N)T$ .	10	
	State and prove the final value theorem in discrete domain.  Deduce a mapping from s plane to z-plane using bilinear transformation (	derive the	e
5.	·	10	
	transformation)	ine? 10	
6.	Using this transformation can you deduce how does a point $z = 1.2$ map into the s pla Deduce the Fourier Transform of a time-shifted rectangular pulse of height H and wice	lth T 10	
	If $F(\omega)$ be the Fourier Transform of $f(t)$ prove that $f(t) = \frac{1}{2\pi} \int_{-\infty}^{\infty} F(\omega) e^{i\omega t} d\omega$	10	1
_	ling theorem	15	
/			
	Consider a signal $x(t) = 3Cos200\pi t$	1+4	ļ
	<ul><li>a. Determine the minimum sampling rate required to avoid aliasing.</li><li>b. Suppose that the signal is sampled at the rate of Fs = 200 Hz, what is the discrete obtained after sampling?</li></ul>	e-time sign	al
_	Obtained after sampling:  3. Sketch the Manchester Coded signal for the bit sequence 11001010	5	
8	If bit stuffing is used for the bit sequence of 64 consecutive logical 1s, how will	the bitwi	se
		5	
efficiency change.  Is it possible implement ring topology over a star connectivity of computer nodes? Explain			
	A serial communication uses 8 bit data with no parity and 1 stop bit and has a speed of 4800		
	A serial communication uses o bit data with no party and 2 step and and 2 step and a serial communication uses o bit data with no party and 2 step and 2 s	į	5
	bps. How much time will this link take to transmit 1 MB?		
		•	