

Various Computing Architectures

(1) Personal Computers (PCs) - Desktops/Laptops
 For individual use, low cost, graphics display, keyboard, mouse

(2) Servers - Much larger computers accessed via network, runs larger programs for multiple users

Greater computing, storage, and input/output capacity
 More emphasis on dependability

Application → File Storage, Web Serving, Business Appl.

(3) Supercomputers - Several processors,
 $1 \text{ TB} = 2^{40}$, several terabytes of memory

Applications → High-end scientific applications
 e.g. Weather Forecasting
 Protein structure prediction

(4) Embedded Computers → Computer inside a device for running specific applications

e.g. - μP inside a car

- computer in a TV set

- Network of processors for controlling airplane

- often have stringent requirements on cost or power

- lower tolerance to failure

Post-PC Era

(1) ^{PC} Personal Mobile Device (PMD)! e.g. Smart Phone, Tablets, PC
Battery operated, wireless connectivity

(2) Server → cloud computing! Warehouse Scale Computers (WSC)
100,000 Servers ← (Amazon, Google)

Some Key Questions

(1) Programs written in high-level language

↓
Language of the hardware

↓
Hardware executes the resulting program

(2) What techniques can be used to improve performance?
by hardware

(3) improve energy efficiency?

(4) Why multicore μ Ps?
↓
(multiple processors in a single IC)

Eight Great Ideas in Computer Arch.

① Moorre's Law :-

- IC resources double every 18-24 months.
- Computer architects must anticipate where the technology can reach when the design finishes (as designs can take years).

② Use Abstractions to Simplify Design :-

- Lower level details are hidden to offer a simpler model at higher level.

③ Make the Common Case Fast :-

- Common case is simpler than the rare case
- A judicious strategy is to make the common case fast rather than optimize the rare case

④ Performance via Parallelism :-

- Enhance performance by performing operations in parallel

eg. Switch from uncore to multicore processors

⑤ Performance via Pipelining

- A particular pattern of parallelism among instructions


e.g. One can increase the depth of the pipeline to overlap more instructions

⑥ Performance via Prediction

- Compiler or processor guesses the outcome of an instruction to remove it as a dependence in executing other instructions

e.g. We might speculate on the outcome of a branch, so that instructions after the branch could be executed earlier

⑦ Hierarchy of Memories:



⑧ Dependability via Redundancy:

Redundant components can take over when a failure occurs and also help detect failures. In this way computers can be made dependable

Five classic components of a Computer

5

Input : Through which a computer is fed information e.g. keyboard, microphone

Output : Through which a computer conveys the result of computation e.g. display, speaker

Memory : Programs are kept when they are running and also data needed by the running programs

Built from Dynamic Random Access Memory (DRAM)

(Random Access \rightarrow Memory access takes same amount of time independent of what portion is being read) (*)

Datapath : The component of the processor that performs arithmetic operations

Control : The component of the processor that commands the datapath, memory and I/O devices according to the program instructions

Processor / Central Processor Unit (CPU)

(*) **Cache** : A small, fast memory that acts as a buffer for a slower, larger memory

SRAM technology : Faster, less dense and more expensive than DRAM

Primary/Main Memory - Memory inside the computer
 Volatile \rightarrow useful only when computer has power
 (access time \sim ns)
 (DRAMs)

Secondary/Nonvolatile memory - Used to store programs and data between runs

Magnetic disks/Hard Disk

- Rotating mechanical devices having larger access time and lower cost (\sim ms)


Flash memory

- Semiconductor memory cheaper and slower than DRAM but costlier and faster than magnetic disk (access time \sim μ s)

~~Architecture~~

Program and Instructions

Use abstractions



OS: Supervising program that manages the resources of a computer for proper handling the program

Compilers: A program that translates high language statements into assembly language statements

② ⑦
High-level language program (in C)

↓ COMPILER

Assembly language program (in MIPS)

↓ ASSEMBLER

Binary machine language program

Instruction Set Architecture / Architecture

An abstract interface between the hardware and the lowest-level software which would enable a machine language program to work properly.

Application Binary Interface

Basic instruction set + operating system interface

↓
for application programmers

Technologies for building processors and memory

Transistors (On/off switch)

↓

ICs (~ 100s of Transistors)

↓

VLSI (~ Millions of Transistors)

Performance

Q. What do we mean when we say a computer has a better performance than another

For a desktop computer, $\frac{\text{response time}}{\text{execution time}}$ ^{reduce}
 \rightarrow time between \downarrow start and completion of a task

For a datacenter, several servers running, $\frac{\text{throughput}}{\text{bandwidth}}$ ^{increase}
 \downarrow
 Total amount of work done in a given time

$$\text{Performance}_X = \frac{1}{\text{Execution Time}_X}$$

X is n times faster than Y

$$\Rightarrow \frac{\text{Performance}_X}{\text{Performance}_Y} = \frac{\text{Execution Time}_Y}{\text{Execution Time}_X} = n$$

EX.0

~~11/11/11~~

If computer A runs a program in 10sec and computer B runs the same program in 15 sec., then perf. ratio = $\frac{15}{10} = 1.5$

\Rightarrow A is 1.5 times faster than B

CPU Execution Time / CPU Time

The actual time CPU spends for computing a specific task

User CPU Time

CPU time spent in the program

CPU Performance

System CPU Time

CPU time spent in the OS performing tasks on behalf of the program

System Performance

CPU execution time for a program = CPU clock cycles for a program \times Clock Cycle Time

(Clock Period: length of each clock cycle)
(Clock Cycle: Time for one clock period)

$$= \frac{\text{CPU Clock Cycles}}{\text{Clock Rate}}$$

Ex. 1

Given

Computer A \rightarrow A specific program runs in 10 sec.
has 2 GHz clock

Required

In a computer B, the program should run in 6 sec.
In order to achieve this goal, computer B requires 1.2 times as many clock cycles as computer A for this program.

Design

Find the clock rate of B.

Solution :-

$$\text{CPU time}_A = \frac{\text{CPU clock cycles}_A}{\text{Clock rate}_A} \quad \text{--- (1)}$$

$$10 \text{ sec} = \frac{\text{CPU clock cycles}_A}{2 \text{ GHz}}$$

$$\Rightarrow \text{CPU clock cycles}_A = 10 \text{ sec.} \times (2 \times 10^9) \frac{\text{cycles}}{\text{sec}}$$

$$= 20 \times 10^9 \text{ cycles} \quad \text{--- (2)}$$

Similarly

$$\text{CPU time}_B = \frac{\text{CPU clock cycles}_B}{\text{clock rate}_B} \quad \text{--- (3)}$$

$$6 \text{ sec} = \frac{1.2 \times \text{CPU clock cycles}_A}{\text{clock rate}_B}$$

$$\Rightarrow \text{clock rate}_B = \frac{1.2 \times 20 \times 10^9}{6} = 4 \text{ GHz}$$

So, to run the program in 6 sec., B must have twice the clock rate of A.

Instruction Performance

$$\text{CPU clock Cycles} = \text{Instructions for a program} \times \text{Average clock cycles per instruction}$$

(CPI)

for a program or part of it

Background

The computer performance should depend on the no. of instructions for the program

compiler generate instructions which a computer has to execute to run the program

Ex 2 Two different implementations of the same instruction set architecture

Computer A

$$\text{Clock Cycle} \rightarrow 250 \text{ ps}$$

$$\text{CPI} \rightarrow 2.0$$

Computer B

$$\text{Clock Cycle} \rightarrow 500 \text{ ps}$$

$$\text{CPI} \rightarrow 1.2$$

Which computer is faster and by how much?

Soln Let both the computers execute the same number of instructions I .

$$\text{CPU clock Cycles}_A = I \times 2.0 \quad \text{--- (1)}$$

$$\text{CPU Clock Cycles}_B = I \times 1.2 \quad \text{--- (2)}$$

$$\begin{aligned} \text{CPU time}_A &= \text{CPU clock Cycles}_A \times \text{Clock Cycle Time}_A \\ &= I \times 2.0 \times 250 \quad \text{--- (3)} \\ &= 500 \times I \text{ ps} \end{aligned}$$

Similarly,

$$\begin{aligned}
 \text{CPU time}_B &= \text{CPU Clock Cycles}_B \times \text{Clock Cycle Time}_B \\
 &= I \times 1.2 \times 560 \quad \text{--- (4)} \\
 &= 600 \times I \text{ ps}
 \end{aligned}$$

$$\frac{\text{CPU Performance}_A}{\text{CPU Performance}_B} = \frac{\text{CPU Execution Time}_B}{\text{CPU Execution Time}_A} = \frac{600 \times I}{560 \times I} = 1.2$$

So, computer A is 1.2 times faster than computer B.

CPU Performance Equation

$$\begin{aligned}
 \text{CPU time} &= \text{Instruction Count} \times \text{CPI} \times \text{Clock Cycle Time} \\
 &= \frac{I \times \text{CPI}}{\text{Clock Rate}}
 \end{aligned}$$

(no. of instructions executed by program)

Observation

Three different factors affect CPU time

I.e. ↑ ⇒ CPU time ↑ ⇒ CPU Perf. ↓

CPI ↑ ⇒ CPU time ↑ ⇒ CPU Perf. ↓

clock Rate ↑ ⇒ CPU time ↓ ⇒ CPU Perf. ↑

$$\text{CPU time} = \frac{\text{Instruction Count}}{\text{Clock Cycle Time}} \times \text{Cycles per instruction}$$

So

$$\text{CPU time} = \left(\sum_{i=1}^n IC_i \times CPI_i \right) \times \text{Clock-Cycle Time}$$

$$\frac{\text{Instructions}}{\text{Program}} \times \frac{\text{Clock Cycles}}{\text{Instruction}} \times \frac{\text{Seconds}}{\text{Clock Cycle}} = \frac{\text{Seconds}}{\text{Program}} = \text{CPU Time}$$

(# instr. = n)

Note

1. CPU time is equally dependent on these three factors
2. Basic technologies influencing these factors are interdependent.

* Clock Cycle Time - Hardware technology and organization

* CPI - organization and instruction set architecture

* Instruction Count - Instruction set architecture and compiler technology

Potential performance improvement techniques primarily improve one component and slightly improve the other two

Ex. 3 Consider two different implementations of the same instruction set architecture

Instructions	Based on CPI	A	PI	PPI
			1	2
Divided into 4 classes		B	2	2
		C	3	2
		D	3	2

Clock Rate! 2.5 GHz 3 GHz

Given a program with dynamic instruction count 1x1

A: 10%, B: 20%, C: 50%, D: 20%

Which implementation is faster? Global CPI for each system, clock cycles

Soln

$$\text{CPU time}_I = \left(\sum_{i=1}^4 IC_{iI} \times CPI_{iI} \right) \times \frac{1}{\text{Clock Rate}_I}$$

$$= \frac{10^6 \times ((0.1 \times 1) + (0.2 \times 2) + (0.5 \times 3) + (0.2 \times 4))}{2.5 \times 10^9}$$

$$= 1.04 \times 10^{-3} \text{ s}$$

Similarly

$$\text{CPU time}_II = 0.17 \times 10^{-3} \text{ s}$$

$$\text{Performance} \propto \frac{1}{\text{CPU time}}$$

⇒ P-II is faster than P-I.

Global CPI

$$\text{CPU time}_I = IC_I \times CPI_I \times \frac{1}{\text{Clock Rate}_I}$$

$$\Rightarrow CPI_I = \frac{\text{CPU time}_I \times \text{Clock Rate}_I}{IC_I}$$

$$= \frac{1.04 \times 10^{-3} \times 2.5 \times 10^9}{10^6}$$

$$= 2.6$$

Similarly

$$CPI_{II} = 2.01$$

Clock Cycles_I

$$= CPI_I \times IC_I$$

$$= 2.6 \times 10^6$$

Clock Cycles_{II}

$$= CPI_{II} \times IC_{II}$$

$$= 2.01 \times 10^6$$

CPU Time = IC x CPI x Clock Cycle Time

Measured by running a program

Measured by Simulator architecture or Software tools

Published as a part of documentation

Depends on a wide variety of factors like memory system and processor structure (varies by application, also by implementations with instruction set)

Understanding Program Performance

- 1. Algorithm → IC, CPI → * No. of source program instructions, hence processor instructions
** slower or faster
- 2. Programming Language → IC, CPI → * statements translated processor instructions
** heavy support for data abstraction re indirect calls
- 3. Compiler → IC, CPI → * source language inst translated into con instructions
- 4. Instruction Set Architecture → IC, CPI, Clock Rate → affects instructions req for a fn cost in cycl of each instruction overall clock rate

An alternative performance measure: —

$$\text{MIPS} = \frac{\text{Instruction Count}}{\text{Execution Time} \times 10^6}$$

(Instruction execution rate)

↓
Million Instructions per Second

* Faster computers have higher MIPS rating

Problems using MIPS

- (1) Computers with different instruction sets cannot be compared using MIPS. (IC will vary)
- (2) MIPS varies between programs on the same computer

$$\text{MIPS} = \frac{\text{IC}}{\frac{\text{IC} \times \text{CPI}}{\text{Clock Rate}} \times 10^6} = \frac{\text{Clock Rate}}{\text{CPI} \times 10^6}$$

(System Perf. Eval. SPEC CPU2000)

So, if CPI varies e.g. by a factor of 5 for an Intel Core i7 computer, MIPS would also vary

- (3) If a new program executes more instructions but each instruction is faster, MIPS can vary independently from performance

	A	B
IC :	10 billion	8 billion
Clock Rate :	4 GHz	4 GHz
CPI :	1.0	1.1

→ Seems faster

$$\text{MIPS}_A = \frac{4 \times 10^9}{1 \times 10^6} = 4 \times 10^3$$

$$\text{MIPS}_B = \frac{4.8 \times 10^9}{1.1 \times 10^6} = 3.64 \times 10^3$$

$$\text{CPU Time}_A = \frac{(10 \times 10^9) \times (1)}{(4 \times 10^9)} = 2.5 \text{ s}$$

Faster

$$\text{CPU Time}_B = \frac{(8 \times 10^9) \times (1.1)}{4 \times 10^9} = 2.2 \text{ s}$$

$$\text{Clock Cycle}_I = \text{CPI}_I \times \text{IC}_I$$

$$= 2.6 \times 10^6 = 26 \times 10^5$$

15
17

$$\text{Clock Cycle}_{II} = \text{CPI}_{II} \times \text{IC}_{II}$$

$$= 2.01 \times 10^6$$

$$= 20.1 \times 10^5$$

Amdahl's Law

Performance improvement to be gained from using some faster mode of execution is limited by the fraction of the time the faster mode can be used

$$\text{Speedup} = \frac{\text{Performance for entire task using the enhancement when possible}}{\text{Performance without using the enhancement}}$$

$$= \frac{\text{Execution time for entire task without using the enhancement}}{\text{Execution time for entire task using the enhancement when possible}}$$

$$\text{Execution time}_{\text{new}} = \text{Execution time}_{\text{old}} \times \left((1 - \text{Fraction}_{\text{enhanced}}) + \frac{\text{Fraction}_{\text{enhanced}}}{\text{speedup}_{\text{enhanced}}} \right)$$

$$\text{Speedup}_{\text{overall}} = \frac{\text{Execution time}_{\text{old}}}{\text{Execution time}_{\text{new}}} = \frac{1}{(1 - \alpha) + \frac{\alpha}{s}}$$

Notes :-

① Fraction Enhanced :

Fraction of the computation time in the original machine that can be converted to take advantage of the enhancement

e.g.

Suppose a program takes 60s to complete
20s of the execution time can make use
of the enhancement
 \Rightarrow Fraction enhanced = $\frac{1}{3}$ (always < 1).

Ex 4

Enhancement to the processor of a server system used for web serving. New CPU is 10 times faster on computation in web serving application than the original processor. Original CPU is busy with computation 40% of the time and is waiting for I/O 60% of the time. Overall speedup?

Soln.

$$\text{Fraction enhanced} = 0.4$$

$$\text{Speedup enhanced} = 10$$

$$\text{Speedup overall} = \frac{1}{(1 - 0.4) + \frac{0.4}{10}} = 1.56$$

Notes :- (contd.)

② Speedup enhanced

Improvement gained by the enhanced execution mode, how much faster the task would run if the enhanced mode were used for the entire program

$$= \frac{\text{Time of the original mode}}{\text{Time of the enhanced mode}} >$$

(3)

Law of diminishing returns - incremental improvement in speedup gained by an additional improvement in the performance of just a portion of the computation diminishes as improvements are added.

Ex. 5

Suppose 90% of a calculation can be parallelized. Find the maximum speedup that can be achieved with 10, 100 and 1000 processors.

Fraction enhanced = 0.9 (since 90% of a calculation can be parallelized)

With 10 processors :-

$$\text{Speedup overall} = \frac{1}{(1 - \text{Fraction enhanced}) + \frac{\text{Fraction enhanced}}{\text{Speedup enhanced}}}$$

$$= \frac{1}{(1 - 0.9) + \frac{0.9}{10}} \quad (\because 10 \text{ processors})$$

$$= 5.26$$

With 100 processors :-

$$\text{Speedup overall} = \frac{1}{(1 - 0.9) + \frac{0.9}{100}} = 9.17$$

With 1000 processors :-

$$\text{Speedup overall} = \frac{1}{(1 - 0.9) + \frac{0.9}{1000}} = 9.91$$

Helps to compare design options

4) Helps to compare design alternatives.

EX. 6 FPSQR is responsible for 20% of the execution time of a critical graphics benchmark.

Proposal 1 :- Enhance FPSQR hardware to achieve a speedup of 10

Proposal 2 :- Make FP operations, which contribute upto 50% of the execution time, 1.8 times faster.

Compare the two proposals.

Soln:

Proposal 1

$$\text{Fraction}_{\text{enhanced}} = 0.2$$

$$\text{Speedup}_{\text{enhanced}} = 10$$

$$\text{Speedup}_{\text{overall}} = \frac{1}{(1-0.2) + \frac{0.2}{10}} = 1.22$$

Proposal 2

$$\text{Fraction}_{\text{enhanced}} = 0.5$$

$$\text{Speedup}_{\text{enhanced}} = 1.8$$

$$\text{Speedup}_{\text{overall}} = \frac{1}{(1-0.5) + \frac{0.5}{1.8}} = 1.29$$

So, proposal 2 is better.

Ex. A JAVA application runs in 15s on a desktop PC. New JAVA compiler requires only 0.6 as many instructions but increases CPI by 1.1. How fast the application would run in new compiler

Let- in original PC, instr. count be IC_1
and clock rate be CR_1
CPI be CPI_1

$$CPU\ Time_1 = \frac{IC_1 \times CPI_1}{CR_1} \Rightarrow 15 = \frac{IC_1 \times CPI_1}{CR_1}$$

$$CPU\ Time_2 = \frac{IC_2 \times CPI_2}{CR_2} = \frac{0.6 IC_1 \times 1.1 CPI_1}{CR_1}$$

$$\Rightarrow CPU\ Time_2 = 0.6 \times 1.1 \times \left(\frac{IC_1 \times CPI_1}{CR_1} \right)$$

$$= 0.6 \times 1.1 \times 15$$

$$= 9.9\ s$$

Turbo Mode :- Intel Core i7 processor temporarily increase clock rate by about 10% until the chip gets too warm

IPC :- CPI can be fractional e.g. some processor can fetch and execute multiple instructions per clock cycle (IPC)

$$\text{If } IPC = 2, \quad CPI = \frac{1}{IPC} = 0.5$$

Power Consumption (metric Joules)

22

IC fabrication by CMOS



Dynamic Energy (primary source of energy consumption)
(energy consumed when transistors switch state from off to on and vice-versa)

Energy for single transistor $\propto \frac{1}{2} \times \text{Capacitive Load} \times \text{Voltage}^2$
(0 → 1 → 0 or 1 → 0 → 1)
transistors connected to an output (fan out)
technology determines cap. of wires and transistors

Power required per transistor

Power $\propto \frac{1}{2} \times \text{Capacitive Load} \times \text{Voltage}^2 \times \text{Frequency Switched}$
(fan out and technology) (fan out clock rate)
cap. of wires/trans.

Ex. New processor: 85% of capacitive load
15% voltage reduction results in a
15% shrink in freq.

$$\frac{\text{Power}_{\text{new}}}{\text{Power}_{\text{old}}} = \frac{(0.85 \text{ CL}) (0.85 \text{ V})^2 (0.85 \text{ FS})}{\text{CL} \times \text{V}^2 \times \text{FS}} = 0.52$$

Note

- Static energy consumption in CMOS: Leakage current even when the transistor is off.
- Power for ICs $\begin{cases} \rightarrow \text{Fed in to chip and distributed in chip} \\ \rightarrow \text{Dissipated as heat and must be removed} \end{cases}$

From uniprocessors to Multiprocessors

Processors \equiv Cores

Microprocessors \equiv Multicore Microprocessors

e.g. Quadcore microprocessor \equiv chip with four processors/cores

Decreasing response time of a single program running on the single processor has reached a limit.

Alternative 1:-

Use multiple processors to improve response time
rewrite codes

Difficulties for writing explicit parallel programs

1. Performance programming \rightarrow Correct Fast
2. Programmer needs to divide an application more-or-less uniformly to each processor $\&$ also
3. Overhead of scheduling and coordination should be less

Some examples of parallelism:-

1. Subword Parallelism / Parallelism and Computer Arithmetic / Data Level Parallelism
- Computing on elements in parallel such as during adding or multiplying two vectors
2. Instruction Level Parallelism / Pipelining
- Runs programs faster by overlapping the execution of instructions

3. Parallelism and Memory Hierarchy:

Cache Coherence : All processors use the same address space so that any processor can read or write any data

Parallelism and Memory Hierarchy:

4. Redundant Array of Inexpensive Disks:

(RAID)

An organization of disks that uses an array of small and inexpensive disks so as to increase both performance and reliability

Accelerate I/O Perf.
(Increase read heads by replacing a few large disks by large no. of small disks)

Graphics Processing Unit (GPU)!

- A processor optimized for 2D and 3D graphics, video, visual computing and display.

- Uniform and scalable array of processors, large amount of floating point processing power
GPU computing via a parallel programming language and API

Compute Unified Device Architecture : A scalable parallel programming model and language base on C/C++.

- GPU unifies graphics and computing

Ex.

		CPI	Single Processor
Arithmetic	-	1	2.56×10^9
L/S	-	12	1.28×10^9
B	-	5	256×10^6

Each processor has 2 GHz clock freq.

Parallelized to multiple cores - 1, 2, 4, 8

No. of A, L/S divided by 0.7 x p (per processor)

B remains same

Find Total execution time on 1, 2, 4, 8 processors and show rel. sp. ups for 2, 4, 8

Soln.

$$\text{Exec. Time} = \frac{\text{Clock Cycle}}{\text{Clock Rate}}$$

$$\begin{aligned} \text{Clock Cycles} &= \text{CPI}_A \times \#A \\ &+ \text{CPI}_{L/S} \times \#L/S \\ &+ \text{CPI}_B \times \#B \\ &= 19.2 \times 10^9 \end{aligned}$$

$$\text{Exec. Time}_{\text{Single Proc.}} = \frac{19.2 \times 10^9}{2 \times 10^9} = 9.6 \text{ s}$$

$$\text{Exec. Time}_{\text{2-Proc.}} = \frac{\frac{1 \times 2.56 \times 10^9}{0.7 \times 2} + \frac{12 \times 1.28 \times 10^9}{0.7 \times 2} + \frac{5 \times 256 \times 10^6}{1}}{2 \times 10^9}$$

$$= 7.04 \text{ s}$$

$$\text{Rel. speed up} = \frac{7.04}{9.6} = 0.73$$

$$\left. \begin{array}{l} \text{4 Proc.} \\ \hline 3.84 \text{ s}, 0.4 \end{array} \right\}$$

$$\left. \begin{array}{l} \text{8 Proc.} \\ \hline 2.24 \text{ s}, 0.23 \end{array} \right\}$$

$$\text{Total exec. time} = 9.6 + 7.04 + 3.84 + 2.24 = 22.72 \text{ s}$$

b) CPI of the A instr. doubled, what would be the impact on the execution time?

Each processor has 2 MHz clock rate
Parallelized to multiple cores = 1, 2, 4, 8
No. of instr. / No. of cores = 1.5 x 10⁸ / 2 = 7.5 x 10⁷
CPI of B remains same
Total execution time in 1, 2, 4, 8 processors
Exec. Time = $\frac{\text{Clock Cycle}}{\text{Clock Rate}}$

$$\text{Clock Cycle} = \text{CPI}_A \times \#A + \text{CPI}_B \times \#B$$

$$\text{Exec. Time} = \frac{1.5 \times 10^8}{2 \times 10^6} = 75$$

$$\text{Exec. Time} = \frac{1.5 \times 10^8 \times 2 + 1.5 \times 10^8 \times 1}{2 \times 10^6} = 112.5$$

1 Proc.	3.84s / 0.4
2 Proc.	2.0s / 0.25

Total execution = 1.6M 7.04 + 3.84
 + 2.04 = 20.72
 Total of = $\frac{7.04}{1.13} = 6.23$
 = 7.04 s