Read/Write memories consist of an array of registers, in which each register has unique address. The size of the memory is $\mathrm{N} \times \mathrm{M}$ where N is the number of registers and M is the word length, in number of bits.


8085 can access 64 Kbytes memory since address bus is 16 -bit.
When both, EPROM and RAM are used, the total address space 64Kbytes is shared by them. Generally EPROMs are used for storing Programs and RAMs are used for storing data
program memory (EPROM) should be located from address 0000 H since reset address of 8085 microprocessor is 0000 H . It is not necessary to place RAMS and EPROMs in consecutive Address blocks

Memory Interface follows the following steps.

## - Select the chip

-Identify the register

- Enable the appropriate buffer.


## An Example of Memory Interfacing :Full Address Decoding

Consider a system in which 32kb memory space is implemented using four numbers of 8 kb memory. Interface the EPROM and RAM with 8085 processor using 2 Nos. 8KB EPROMs


Address lines A0-A12 of the processor are connected to 13
address pins of all the memory.
address lines and A13 - A14 can be decoded using a 2-to-4 decoder to generate four chip select signals
address line A15 can be used to enable
the decoder

| Device | Binary address |  |  |  |  | Hexa address |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Decoder enable/input | Input to address pins of memory IC |  |  |  |  |
|  | $A_{15} A_{14} A_{13}$ | $A_{12}$ | $A_{11} A_{60} A_{9} A_{8}$ | $A_{,} A_{6} A_{5} A_{4}$ | $A_{3} A_{2} A_{1} A_{0}$ |  |
| $\begin{aligned} & 8 \mathrm{~kb} \\ & \text { EPROM }-1 \end{aligned}$ | $\begin{array}{lll} 0 & 0 & 0 \\ 0 & 0 & 0 \\ 0 & 0 & 0 \\ . & 0 & . \\ 0 & 0 & . \\ 0 & 0 & 0 \end{array}$ | $\begin{aligned} & 0 \\ & 0 \\ & 0 \\ & 0 \\ & \vdots \\ & \vdots \end{aligned}$ | $\begin{array}{llll} 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 \end{array}$ | $\begin{array}{llll} 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 \\ i & i & i & \\ i & i & i & \\ i & i & i & i \end{array}$ | $\begin{array}{llll} 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 1 \\ 0 & 0 & 1 & 0 \end{array}$ | $\begin{gathered} 0000 \\ 0001 \\ 0002 \\ \vdots \\ 1 \text { FFFF } \end{gathered}$ |
| $\begin{gathered} 8 \mathrm{~kb} \\ \text { EPROM } \end{gathered}$ | $\begin{array}{lll} 0 & 0 & 1 \\ 0 & 0 & 1 \\ 0 & 0 & 1 \end{array}$ | $\begin{aligned} & 0 \\ & 0 \\ & 0 \\ & 0 \\ & \vdots \\ & i \\ & i \end{aligned}$ | $\begin{array}{llll} 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 \end{array}$ | $\begin{array}{lllll}0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 \\ . & . & . & \\ \vdots & . & \vdots & \vdots \\ i & i & \vdots & \\ i & i & i & i\end{array}$ | $\begin{array}{llll} 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 1 \\ 0 & 0 & 1 & 0 \end{array}$ | $\begin{gathered} 2000 \\ 2001 \\ 2002 \\ \vdots \\ \vdots \\ 3 \text { FPF } \end{gathered}$ |
| $\begin{aligned} & 8 \mathrm{~kb} \\ & \text { RAM }-1 \end{aligned}$ | $\begin{array}{lll} 0 & 1 & 0 \\ 0 & 1 & 0 \\ 0 & 1 & 0 \\ 0 & 1 & 0 \\ 0 & i & 0 \end{array}$ | $\begin{array}{\|l} 0 \\ 0 \\ 0 \\ 0 \\ i \end{array}$ | $\begin{array}{llll}0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 \\ i & i & . & . \\ i & i & i & i\end{array}$ | $\begin{array}{llll}0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 \\ i & i & & \\ i & i & i & i\end{array}$ | $\begin{array}{llll} 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 1 \\ 0 & 0 & 1 & 0 \\ i & . & & i \\ i & i & i & i \end{array}$ | $\begin{aligned} & 4000 \\ & 4001 \\ & 4002 \\ & \\ & \text { 5FFF } \end{aligned}$ |
| RAMb ${ }_{\text {R }}$ | $\begin{array}{lll}0 & 1 & 1 \\ 0 & 1 & 1 \\ 0 & 1 & 1 \\ \vdots & . & \vdots \\ 0 & i & i\end{array}$ | $\begin{array}{\|l} 0 \\ 0 \\ 0 \\ 0 \\ i \\ i \end{array}$ | $\begin{array}{llll}0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 \\ i & . & \ddots & \\ i & i & i & i\end{array}$ | $\begin{array}{llll} 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 \\ 0 & . & . & \\ i & i & i & i \end{array}$ | $\begin{array}{llll} 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 1 \\ 0 & 0 & 1 & 0 \\ 0 & \vdots & & 1 \\ i & i & i & i \end{array}$ | $\begin{gathered} 6000 \\ 6001 \\ 6002 \\ \vdots \\ \text { fiFFF } \end{gathered}$ |

An Example of Memory Interfacing: Partial Address Decoding


Decoder Logic is Eliminated
Works for small
Systems
Leads to shadow addresses

## Wait State Generation



At the end of the state T2 in a machine cycle, 8085 processor senses the Ready input pin. If it is logic 0,8085 processors enter the T wait state, else it enters to the T3 state. The Ready input is permanently fixed to logic 1.

Wait State Generation : Contd..


In T1, the ALE signal is activated, which makes output $Q_{0}$ of the first $D$ flipflop HI.
In the next rising edge of the CLKOUT signal of the 8085, the output of the second $D$ flip-flop goes LO and resets the first $D$ flip-flop making its $Q_{0}$ output LO,. At next low to high transition of CLKOUT, $f$ the second $D$ flipflop goes high making READY pin high and inactivating reset input of the first flip-flop.

