# The 8255 is a programmable peripheral interface (PPI).





The 8255 can be either memory mapped or I/O mapped in the system. In the schematic shown in above is I/O mapped in the system. In this slide an I/O Mapped interfacing is chosen (**I/O using IN or OUT commands**).

The address lines  $A_4$ ,  $A_5$  and  $A_6$  are decoded to generate eight chip select signals (IOCS-0 to IOCS-7) and in this, the chip select IOCS-1 is used to select 8255.  $A_7$  is used for enabling the decoder



A<sub>0</sub> and A<sub>1</sub> are used for port selection

CS A1 A0								
0	0	0	PORT A					
0	0	1	PORT B					
0	1	0	PORT C					
0	1	1	CR					
1	Х	Х						

For example, **for this configuration**, if we consider this configuration and the don't care states as zeroes, the following holds

	Binary Address								
Internal Device	Decoder input and enable				Input to address pins of 8255				Hexa Address
	A,	A_6	A <sub>5</sub>	A,	A <sub>3</sub>	<b>A</b> <sub>2</sub>	A,	A <sub>0</sub>	
Port-A	0	0	0	1	x	x	0	0	10
Port-B	0	0	0	1	x	x	0	1	11
Port-C	0	0	0	1	x	x	1	0	12
Control Register	0	0	0	1	x	x	1	1	13

Of course we can alter base address by altering  $A_2$  to  $A_6$ . The base address is listed in the manual and can be set using **Dip Switches** 



Q. For the example in the previous slide, after calculating the base address, can you write an Assembly level program that reads 100 2 Byte integers using Port A and Port B and stores them in Memory Locations starting from 2000H at intervals of 1ms. Assume that you have a subroutine delay located at 4000H written for you which causes the delay when invoked.

### The 8255 modes of operation : I/O Mode Mode 0

Port A, port B provide simple I/O operation. The two halves of port C can be either used together as an additional 8-bit port, or they can be used as individual 4-bit ports.

This mode is selected when the most significant bit (D7) in the control register is 1.

#### Mode 0 – Simple or basic I/O mode:

Port A, B and C can work either as input function or as output function. The **outputs are latched** but the **inputs are not latched but buffered** 

In the **input mode**, the 8255 gets data from the external peripheral ports and the CPU reads the received data via its data bus. The CPU first selects the 8255 chip by making CS low. Then it selects the desired port using  $A_0$  and  $A_1$  lines. The CPU reads the data from the external peripheral device via the system data bus.

In the **<u>output mode</u>**, the 8255 first sends the data on its data bus. The CPU first selects the 8255 chip by making CS low. Then it selects the desired port using  $A_0$  and  $A_1$  lines. The CPU then writes the data to the external peripheral device via the system data bus.

#### Mode 1 – Handshake or strobed I/O:

In this either port A or B can work and port C bits are used to provide handshaking (e.g. Printer Interfacing). Both inputs and outputs latched

### **Control Word Format**



Q.What should be the control word if the 8255 Is selected in Mode 0 with Port A acting as Input Port B acting as Output and Port C acting as a full Port of 8 bits acting as an Input?

## The 8255 modes of operation : I/O Mode Mode 1



Deep Reading: Gaonkar/ https://nptel.ac.in/content/storage2/courses/106108100/pdf/Teacher\_Slides/mod3/M3L2.pdf

### The 8255 modes of operation : I/O Mode Mode 2

- 1. The single 8-bit port in group A is available.
- 2. The 8-bit port is bidirectional and additionally a 5-bit control port is available.
- 3. 3 I/O lines are available at port C.( $PC_2 PC_0$ )
- 4. Inputs and outputs are both latched.
- 5. The 5-bit control port C ( $PC_3$ - $PC_7$ ) is used for generating / accepting handshake signals for the 8-bit data transfer on port A.

Deep Reading: Gaonkar/

https://nptel.ac.in/content/storage2/courses/106108100/pdf/Teacher\_Slides/mod3/M3L2.pdf

The 8255 modes of operation : BSR Mode

In this mode any of the 8-bits of port C can be set or reset depending on  $D_0$  of the control word. The bit to be set or reset is selected by bit select flags  $D_3$ ,  $D_2$  and  $D_1$  of the CWR as follows:

$\mathbf{D}_3$	D <sub>2</sub>	<b>D</b> <sub>1</sub>	Selected bits of port C
0	0	0	D
0	0	1	$\mathbf{D}_{1}^{\circ}$
0	1	0	$\mathbf{D}_{2}^{1}$
0	1	1	<b>D</b> <sub>3</sub>
1	0	0	$\mathbf{D}_{4}^{\circ}$
1	0	1	$D_5$
1	1	0	$\mathbf{D}_{6}^{\circ}$
1	1	1	$\mathbf{D}_7^\circ$

Ref

https://nptel.ac.in/content/storage2/courses/106108100/pdf/Teacher\_Slides/mod3/M3L2.pdf

Can be used to generate Multiple Clock signals operating at programmable frequencies.

Q. Imagine that a subroutine delay is implemented in a 8085 based system which causes a delay of 100 micro sec. each time it is invoked. Assume further that this subroutine is written for you and is located in Memory location 2000H. Write an Assembly level program to produce a clock of frequency approximately 1KHz. Using bit  $D_2$  of Port C of an 8255