

B. E. ELECTRICAL ENGINEERING (PART TIME) 1ST YEAR 2ND SEMESTER EXAMINATION, 2019

Subject: Electronics-II

Time: 3.0 Hours

Full Marks: 100

No. of questions	Answer any Five (5) question: 5×20	Marks
1.	<p>(a) Convert the following numbers:</p> <p>(i) $(1101.1011)_2 = ()_{10}$</p> <p>(ii) $(75.15)_{10} = ()_2$</p> <p>(iii) $(125)_{10} = ()_8$</p> <p>(iv) $(68)_8 = ()_{10}$</p> <p>(v) $(3A.2F)_{16} = ()_2$</p> <p>(b) Represent $(-17)_{10}$ in (i) Sign-magnitude, (ii) 1's complement and (iii) 2's complement representation.</p> <p>(c) Explain how an OR gate can be implemented with AND and NOT gates.</p> <p>(d) Implement the Boolean function $X=AB+A'C$ with NAND gates.</p> <p>(e) Design a two input XOR gate exclusively with the help of</p> <p>(i) NAND gates (ii) NOR gates</p>	(5×1)+3+3+4+5
2.	<p>(a) (i) Simplify the following Boolean function in product of sums: $F(A, B, C, D) = \Sigma(0, 1, 2, 5, 8, 9, 10)$</p> <p>(ii) What is the simplified sum of products form of F?</p> <p>(b) (i) Implement the expression using a multiplexer $F(A, B, C, D) = \Sigma m(0, 2, 3, 6, 8, 9, 12, 14)$</p> <p>(ii) Implement the following multi-output combinational logic circuit using a 4-to-16-line decoder $F_1 = \Sigma m(1, 2, 4, 7, 8, 11, 12, 13)$</p>	(5+5)+(5+5)
3.	<p>(a) What is meant by race-around condition? How can it be avoided by using master-slave JK flip-flops?</p> <p>(b) Show that a T flip-flop can be used as a divide by 2 circuit.</p> <p>(c) How can you design a 4-to-1 multiplexer using basic gates?</p> <p>(d) Show that a JK flip-flop can be converted into a D flip-flop and a T flip-flop.</p>	(2+3)+5+5+5
4.	<p>a) Give the expression of diode current. What do you mean by diode dynamic resistance? Draw and explain the diode I-V characteristic.</p> <p>(b) Calculate the efficiency and ripple factor of a full wave diode rectifier circuit.</p> <p>(c) Draw a suitable circuit with diode to reduce the ripple factor and explain how this circuit reduces the ripple?</p> <p>(d) Why Zener diode provides a constant voltage across it?</p>	(2+2+3)+(3+2)+(3+3)+2

[Turn over

B. E. ELECTRICAL ENGINEERING (PART TIME) 1ST YEAR 2ND SEMESTER EXAMINATION, 2019
Subject: Electronics-II **Time: 3.0 Hours** **Full Marks: 100**

5.	<p>(a) Explain clearly the Early effect and punch through condition of a BJT.</p> <p>(b) Give a comparative study of CB, CE and CE configuration of BJT for the following parameters. Input and output impedance, current and voltage gain.</p> <p>(c) Explain with a suitable circuit the BJT can be used as a switch.</p> <p>(d) Derive the expression for current gain of a Darlington Pair transistor.</p> <p>(e) Differentiate between current source and current mirror.</p>	(2+2)+4+4+4+4
6.	<p>(a) Mention the advantages of potential divider bias scheme compared to the other biasing scheme. Derive the expression for stability factor for this circuit with respect to I_{CEO}.</p> <p>(b) Give the circuit of a BJT CE amplifier. Sketch and explain the gain versus frequency response curve. Derive the expression for input impedance, output impedance, current gain and voltage gain.</p>	(2+5)+(2+3+8)
7.	<p>(a) Describe how a <i>transistorised shunt voltage regulator</i> provides a steady state output voltage against the input voltage fluctuation? Write down the output voltage expression for this circuit.</p> <p>(b) Derive the condition of oscillation for a circuit.</p> <p>(c) Classify the different oscillator in accordance with the frequency range. Explain how the condition of oscillation of a COLPITTS oscillator using OPAMP is satisfied. How the frequency of oscillation for this circuit is determined.</p>	(6+2)+4+(2+4+2)
8.	<p>(a) Explain how the output of a 2 input TTL NAND gate becomes high.</p> <p>(b) Give the schematic diagram of CMOS. Mention the areas of application of CMOS. Explain the operation of a CMOS Inverter.</p> <p>(c) Give the operation of an astable multivibrator using 555 IC.</p>	5+(3+2+4)+6

** The symbol / indicates the complement.